

Field-effect modulation of conductance in VO₂ nanobeam transistors with HfO₂ as the gate dielectric

Shamashis Sengupta,^{1,a)} Kevin Wang,² Kai Liu,² Ajay K. Bhat,¹ Sajal Dhara,¹ Junqiao Wu,² and Mandar M. Deshmukh¹

¹*Department of Condensed Matter Physics and Materials Science, Tata Institute of Fundamental Research, Homi Bhabha Road, Mumbai 400005, India*

²*Department of Materials Science and Engineering, University of California, Berkeley, California 94720, USA*

(Received 4 July 2011; accepted 19 July 2011; published online 12 August 2011)

We study field-effect transistors realized from VO₂ nanobeams with HfO₂ as the gate dielectric. When heated up from low to high temperatures, VO₂ undergoes an insulator-to-metal transition. We observe a change in conductance (~6%) of our devices induced by gate voltage when the system is in the insulating phase. The response is reversible and hysteretic, and the area of hysteresis loop becomes larger as the rate of gate sweep is slowed down. A phase lag exists between the response of the conductance and the gate voltage. This indicates the existence of a memory of the system and we discuss its possible origins. © 2011 American Institute of Physics. [doi:10.1063/1.3624896]

VO₂ undergoes an insulator-to-metal transition accompanied by a change in its crystal structure,^{1,2} the mechanism of which is still under debate. The transition temperature of a free crystal is 341 K. Its proximity to room temperature has motivated attempts at fabricating Mott field-effect transistors (FETs) to induce the phase transition by applying a gate voltage. Such experiments have so far been conducted on thin films of VO₂.³⁻⁶ Other interesting applications of VO₂ include memory metamaterials⁷ and memristors.⁸ Recently, it has been realized that single-crystalline VO₂ nanobeams support single or ordered metal-insulator domains in the phase transition.^{9,10} This eliminates the random, percolative domain structures occurring in thin films and allows intrinsic transition physics to be probed. In this letter, we report on electrostatic gating measurements on single crystalline VO₂ beams^{9,11} using HfO₂ as the gate dielectric. The devices have a hysteretic response and appear to possess a memory persisting over a large timescale (a few minutes). The field effect studies have been done at different temperatures in the insulating and metallic phases of the system.

The VO₂ beams were grown using the vapor transport technique.^{9,12} Electrodes were designed by electron beam lithography followed by etching in Ar plasma (for removal of organic residue) and sputtering of Cr/Au to make Ohmic contacts. Figs. 1(a) and 1(b) show the optical microscope and atomic force microscope images of VO₂ devices. The local gate electrode in the middle (Fig. 1(a)) is fabricated by first depositing a 20 nm layer of HfO₂ by atomic layer deposition and then sputtering Cr/Au on top. The typical width of the beams is 0.3-1 μm, and the thickness is 300-600 nm. Fig. 1(c) shows the resistance of a VO₂ beam as a function of temperature (data from device 1). Stress builds up in the system as it is heated, and the system breaks up into alternating insulator and metal domains.¹⁰ The metal domains first appear close to 341 K and on further heating, grow in size and number. The system becomes completely metallic at a

much higher temperature. The temperature at which the system turns metallic varies from one device to another (380-400 K) and is dictated by the stress induced due to adhesion to the substrate. (The nanobeams are embedded in a 1.1 μm thick layer of SiO₂ grown on Si wafers.)

Two and four probe gating experiments were done inside an evacuated variable temperature probe station. Both two and four probe resistances of the same devices were measured (at various temperatures in both the insulating and metallic phases) and found to be similar. This indicates that the contact resistance is negligible compared to the intrinsic resistance of VO₂. We have also confirmed that there is no leakage through the gate.¹² Fig. 1(d) shows the effect of gate voltage on the two-probe conductance of a VO₂ device (device 2) at 370 K. The dc gate voltage is swept slowly in a cycle (of duration 20 min) with limiting values of -2.5 and 2.5 V. (The source-drain current used was set at an ac frequency and monitored with a lock-in amplifier.) Arrows indicate the direction of gate voltage sweep. The response of the conductance is hysteretic. Gate sweeps at different rates were conducted on the devices, with the following observation: the hysteresis loop area and maximum change in conductance become larger on making the rate of gate sweep slower. This is surprising and has been confirmed on several devices.

Figure. 2(a) shows two probe conductance (G) as a function of gate voltage (V_g) at 360 K for device 3 at different gate voltage sweep-rates. The cycle which is swept slowly over 27 min has a much larger hysteresis than the one which is swept faster in 10 min. The area of the loop is computed as $\sum G \Delta V_g$ where the summation extends over one cycle of gate voltage. In Fig. 2(b), it is shown how the area of the loop increases with an increase in the cycle time (i.e., slowing down of the gate voltage sweep-rate). Another intriguing aspect is prominently seen in Figs. 1(d) and 2(a). As we increase V_g up from 0 V to higher positive values (see Fig. 1(d)), G increases. At the extreme value of 2.5 V, V_g is reversed backwards. However, G does not start reducing

^{a)}Electronic mail: shamashis@tifr.res.in.




FIG. 1. (Color online) (a) Optical microscope image of a VO₂ device. (b) Atomic force microscope image of a VO₂ device. (c) Resistance (in log-scale) as a function of temperature for device 1. The steps in the cooling curve indicate metal-to-insulator transition of individual domains. (d) Conductance of VO₂ as a function of gate voltage (data from device 2). The resistance R , at 0 V to start with, is 35.4 kΩ.

immediately. It goes on increasing for a while and starts to reduce only after a time lag. (Denoting time as t , we can say that $\frac{dG}{dt}$ does not change sign simultaneously with $\frac{dV_g}{dt}$.) This implies that the system wants to persist in the state of “increasing conductance” even though the gate voltage has reversed. This is a manifestation of the “memory” or

“inertia” of the system. This memory effect¹³ is observed at the other extreme of gate voltage (-2.5 V) also. The gate voltage and resulting gate conductance (data from device 3) are plotted simultaneously as a function of time in Figs. 2(c)–2(e). (Each plot shows two consecutive cycles of gate voltage.) In all these curves, it is seen that the maximum (minimum) of conductance is shifted in time from the maximum (minimum) of gate voltage. This shift, or “phase lag” between the input and output signals, is the signature of a persistent effect. Slower the rate of sweep, larger is the time-delay. It is 5.6 min for the slowest scan with a 27 min cycle (Fig. 2(e)).

The hysteresis is observed at temperatures at which the beam is in the insulating state or there is a co-existence of metal and insulator domains.⁹ No gating is observed in the full metallic state. We compute the “normalized loop area” $\frac{\sum G\Delta V_g}{G_0}$, where G_0 is the conductance at $V_g=0$. The “normalized loop area” as a function of temperature (close to the metallic transition) for device 3 is plotted in Fig. 3(a). The most prominent hysteresis for our devices is usually obtained in the temperature range 340–370 K, which is the temperature window in which multiple domains exist along the beam.^{9,10} Also, it is shown in Fig. 3(b) how the “normalized loop area” varies over a wide range of temperatures (starting from room temperature) for device 1.

Figure 3(c) shows the gate voltage response (as a time chart) for device 4 at two temperatures. At 370 K, the gate effect (G periodic with V_g) is observed. At 395 K, the VO₂ beam is closer to the full metallic transition and the gate




FIG. 2. (Color online) (a) Conductance as a function of gate voltage (device 3) for two different cycle times: 10 min (smaller loop in red) and 27 min (larger loop in blue). (Note: The former (red curve) is offset by -0.009 μS). (b) Area of “conductance vs. gate voltage” hysteresis loop at different cycle times. (c), (d), (e) Gate voltage (triangular pulse in red) and conductance (blue) plotted against time for cycle times 10 min, 17 min, and 27 min respectively.




FIG. 3. (Color online) (a) Normalized loop area of “conductance vs. gate voltage” hysteresis close to the insulator-metal transition around 383 K (data from device 3). Cycle time of gate voltage sweep is 25 min. (b) Normalized loop area of “conductance vs. gate voltage” hysteresis at different temperatures in the insulating state of device 1. This was a four probe measurement and time for each gate voltage cycle was 7 min. (c) Gate voltage (triangular pulse in red) and conductance (blue) plotted against time at two different temperatures in the insulating phase of device 4. (Cycle time is 9 min.) (d) Temperature of the sample (device 5) is ramped up rapidly from 343 K to 351 K. The sample temperature reaches 351 K in 5 min, but the conductance keeps on increasing slowly over several minutes after that. (e) Thermal “creep” of device 5 as a function of temperature.

effect has disappeared. However, there is a gradual variation of the conductance with time. This is the phenomenon of thermal “creep” that we see in our devices. The conductance takes a long time to stabilize after the device is heated to a new temperature. This feature is noticed on all our devices and is illustrated in Fig. 3(d) (device 5). The sample is heated up from 343 K, and it reaches the desired temperature of 351 K within 5 min. However, even 15 min after that, the conductance of VO₂ has not stabilized. It goes on increasing at a slow rate. (The fractional change over the last 10 min is 0.64%.) We define a quantity called “creep” as the fractional change in conductance over a period of 10 min after the sample has reached a new temperature. The variation with temperature of this quantity is plotted in Fig. 3(e). “Creep” becomes quite large just before the metallic transition.

The overall change in G is a few percent ($\sim 6\%$ in Fig. 1(d) and 1% in Fig. 2(e)). Since the entire length of the wire is not covered by the gate, the fractional change in the gated region of device 2 (Fig. 1(d)) turns out to be 14.4% .¹² The gate voltage primarily affects the carrier density close to the surface within the surface skin layer, the bulk being electrostatically screened from the gate. The threshold carrier concentration¹⁴ in VO₂ has been estimated to be $8 \times 10^{18} \text{ cm}^{-3}$. Using this value, it is estimated that the amount of carriers induced by a gate voltage of 2.5 V is 8.3% of the intrinsic concentration. This is close (in terms of order of magnitude) to the fractional change in conductance due to gating. Hysteretic gating effects are known to arise in semiconductors due to the presence of surface states at the dielectric interface. These act as trapping centers for electrons. It has been observed in semiconducting nanowires that on slowing down the rate of gate voltage sweep, the system is allowed time to equilibrate and hysteresis reduces.¹⁵ Hysteresis due to slow traps (with relaxation time of a few minutes) has also been reported.^{16,17} But, in the aforementioned cases, the observed behavior on varying the sweep rate is the opposite of what we see in our devices. Hence, trap states do not seem to offer a possible explanation in our experiments.

Persistent effects have been observed in earlier studies on VO₂ (in two terminal memristive devices⁸ and infrared response of gated VO₂ films¹⁸). In our experiments, there is no gate leakage¹² and hence, heating can be ruled out as a possible cause behind the persistent effect. There is not much information in literature about mechanical relaxation in VO₂. It is probable that mechanical relaxation time in VO₂ is quite large. When heated to a new temperature, it would take a considerable period of time for the stress pattern and the relative domain sizes (and hence, conductance) to settle down. This explains the thermal “creep.” The VO₂ crystal has electric dipoles with antiferroelectric coupling.¹⁴ The coupling strength will depend upon the spatial separation between the lattice sites, thus providing a coupling

between the dipolar arrangement and the strain state. Hence, the gate voltage will also affect the strain state, and relaxation of the dipolar arrangement will have a similar timescale as the mechanical relaxation. This may explain the slow processes leading to the time-delay in gate effects (Figs. 2(c)–2(e)).

In summary, we have fabricated three terminal field effect devices from VO₂ nanobeams using HfO₂ as the dielectric. We observe gate effects in conductance and the response is hysteretic. The dependence of electrostatic gating effects on the sweep rate and a phase lag between the reversal of conductance and gate voltage indicates that our devices have an intrinsic memory with a large timescale of a few minutes. This is interesting from the point of view of probing the physical origin of persistent effect in the insulating phase of VO₂. Also, single crystalline nanobeams with a smaller thickness may exhibit more pronounced electrostatic gating effects and can have important implications in the design of Mott FETs and memory devices.

We thank S. Ramanathan and K. L. Narasimhan for discussions. We acknowledge the U.S. Department of Energy Early Career Award DE-0000395 (J.W.) and the Government of India and AOARD-104141 (M.M.D.).

¹V. Eyert, *Ann. Phys.* **11**, 650 (2002).

²C. N. Berglund and H. J. Guggenheim, *Phys. Rev.* **185**, 1022 (1969).

³H. T. Kim, B. G. Chae, D. H. Youn, S. L. Maeng, G. Kim, K. Y. Kang, and Y. S. Lim, *New J. Phys.* **6**, 52 (2004).

⁴G. Stefanovich, A. Pergament, and D. Stefanovich, *J. Phys.: Condens. Matter* **12**, 8837 (2000).

⁵G. P. Vasil'ev, I. A. Serbinov, and L. A. Ryabova, *Sov. Tech. Phys. Lett.* **3**, 139 (1977).

⁶D. Ruzmetov, G. Gopalakrishnan, C. Ko, V. Narayanamurti, and S. Ramanathan, *J. Appl. Phys.* **107**, 114516 (2010).

⁷T. Driscoll, H. T. Kim, B. G. Chae, B. J. Kim, Y. W. Lee, N. M. Jokerst, S. Palit, D. R. Smith, M. Di Ventra, and D. N. Basov, *Science* **325**, 1518 (2009).

⁸T. Driscoll, H. T. Kim, B. G. Chae, M. Di Ventra, and D. N. Basov, *Appl. Phys. Lett.* **95**, 043503 (2009).

⁹J. Wu, Q. Gu, B. S. Guiton, N. P. de Leon, L. Ouyang, and H. Park, *Nano Lett.* **6**, 2313 (2006).

¹⁰J. Cao, E. Ertekin, V. Srinivasan, S. Huang, W. Fan, H. Zheng, J. W. L. Yim, D. R. Khanal, D. F. Ogletree, J. C. Grossman, and J. Wu, *Nat. Nanotechnol.* **4**, 732 (2009).

¹¹J. Wei, Z. Wang, W. Chen, and D. H. Cobden, *Nat. Nanotechnol.* **4**, 420 (2009).

¹²See supplemental material at <http://dx.doi.org/10.1063/1.3624896> for discussions on crystal growth, geometric capacitance calculation, gate leakage, capacitance-gate voltage measurements, and thermal “creep.”

¹³Y. V. Pershin and M. Di Ventra, *Adv. Phys.* **60**, 145 (2011).

¹⁴J. Cao, W. Fan, K. Chen, N. Tamura, M. Kunz, V. Eyert, and J. Wu, *Phys. Rev. B* **82**, 241101(R) (2010).

¹⁵S. A. Dayeh, C. Soci, P. K. L. Yu, E. T. Yu, and D. Wang, *Appl. Phys. Lett.* **90**, 162112 (2007).

¹⁶T. Hanrath and B. A. Korgel, *J. Phys. Chem. B* **109**, 5518 (2005).

¹⁷R. H. Kingston and A. L. McWhorter, *Phys. Rev.* **103**, 534 (1956).

¹⁸M. M. Qazilbash, Z. Q. Li, V. Podzorov, M. Brehm, F. Keilmann, B. G. Chae, H. T. Kim, and D. N. Basov, *Appl. Phys. Lett.* **92**, 241906 (2008).

Supplemental Material: Field-effect modulation of conductance in VO₂ nanobeam transistors with HfO₂ as the gate dielectric

Shamashis Sengupta,¹ Kevin Wang,² Kai Liu,² Ajay K. Bhat,¹ Sajal Dhara,¹ Junqiao Wu,² and Mandar M. Deshmukh¹

¹*Department of Condensed Matter Physics and Materials Science,
Tata Institute of Fundamental Research, Homi Bhabha Road, Mumbai 400005,
India*

²*Department of Materials Science and Engineering, University of California,
Berkeley, CA 94720, USA*

(Dated: 21 July 2011)

PACS numbers: 71.30.+h,64.70.Nd,73.22.Gk

Growth of VO₂ beams

The VO₂ nanobeams were synthesized using a modified version of the vapor transport method reported previously.¹ Bulk VO₂ powder was placed in a quartz boat in the center of a horizontal tube furnace. The reaction product was collected on a Si substrate with a thermally grown surface oxide (thickness: 1.1 μm) downstream from the source boat. The growth was carried out at the following condition: temperature 950 C, Ar carrier gas flow rate 10 sccm, pressure ~ 10 torr, evaporation time ~ 4 hours. The size distribution, lattice structure and crystal orientation of these beams were characterized by scanning electron microscopy, transmission electron microscopy and selected area electron diffraction.

Calculation of geometric capacitance

From Fig. 1d of the main text, the maximum fractional change in conductance induced by gate voltage is 6.4 percent. For this particular device (Device 2), the length of overlap between gate and the beam is 7.0 μm, whereas the total length between the source and drain electrodes is 15.7 μm. Therefore, fractional change in conductance of only the region under the gate is 14.4 percent.

We assume that VO₂ and the gate electrode form a parallel plate capacitor, with capacitance C given by $C = \frac{\epsilon_0 \epsilon A}{d}$. (ϵ is the dielectric constant of HfO₂, A is the area of overlap of the gate with the wire and d is the HfO₂ layer thickness.) The VO₂ beam has a rectangular cross-section, with a width of 400 nm and 230 nm of thickness above the SiO₂ substrate (confirmed by AFM image). The gate electrode is present on three faces, and charges will be induced on the underlying surface. The influence of the electric field will be felt most prominently within the skin depth close to the surface. The breadth of the capacitor is (230+400+230) nm = 860 nm. In our devices, $d = 20$ nm and considering $\epsilon=20$, the capacitance is estimated to be 53 fF. The number of carriers induced by a gate voltage of 2.5 V will be 8.3×10^5 .

The VO₂ wire is embedded inside the SiO₂ substrate. The total thickness of the wire is taken to be 460 nm (i.e., double the thickness that is ‘visible’ above the substrate). In an earlier study,² the intrinsic carrier density in VO₂ at the insulator-metal transition had been found to be 8×10^{18} cm⁻³. Using this value, we get the number of intrinsic carriers in




FIG. 1. Current measured between gate and drain electrodes under an applied bias voltage. It is confirmed that there is no leakage through the gate. This measurement was done at 350 K.

the segment underneath the gate electrode as 1.0×10^7 . Therefore, the fractional change in number of carriers induced by gate voltage, just by considering a model based on geometric capacitance, should be 8.3 percent.

Measurement of gate leakage

It is crucial in studies of electrostatic gating effects to determine the amount of leakage through the gate. DC current-voltage measurements were done between the gate and drain electrodes of our devices. The magnitude of maximum dc bias was the same as what is used in gating measurements. A typical plot is shown in Fig. 1. The current of approximately 2.5 pA is the noise level of the current preamplifier and there is no change with gate-drain bias voltage. This indicates that there is no current flowing through the gate dielectric. From the given data, we can say that in our devices, there is no leakage of current through the gate which can contribute to the signal being measured.

Measurement of capacitance as a function of gate voltage

Capacitance was measured as a function of a gate voltage both in the insulating and metallic phases of the system. The plots are shown in Fig. 2. The qualitative nature of the plots are similar to the ones reported recently by Yang et. al.³.




FIG. 2. Capacitance as a function of gate voltage in the insulating (left) and metallic (right) phases.




FIG. 3. (a) Conductance and gate voltage plotted simultaneously as a function of time. The periodic behaviour of conductance arises from the gate response, whereas the constant slope is due to thermal ‘creep’. (b) Data of the previous figure after subtracting a constant background.

Discussion on thermal ‘creep’

We have discussed in the main text about the phenomenon of thermal ‘creep’. The conductance of VO_2 takes a long time to stabilize after being heated to a new temperature, even though the temperature of the stage stabilizes quickly. On heating the device to a new temperature, we usually wait for about 30-60 minutes so that the conductance can stabilize before gating measurements are started. If sufficient time is not allowed, then the thermal ‘creep’ can be noticeable in the measurements.

In Fig. 3a, the conductance and gate voltage are plotted as a time chart. The periodic behaviour results from the applied gate voltage, whereas the overall slope shows that the conductance had not stabilized completely when the scan was started. However, the ‘creep’ is a slow process, and it can be assumed that over the time when the gate voltage sweeps are conducted, the change in conductance due to ‘creep’ is proportional to the time elapsed. Therefore, on subtracting a linear background slope from Fig. 3a, we get back the

characteristic change in conductance due to gate voltage only (Fig. 3b).

REFERENCES

- [1]B. S. Guiton, Q. Gu, A. L. Prieto, M. S. Guidksen and H. Park, *J. Am. Chem. Soc.* **127** (2), 498 (2005)
- [2]J. Cao, W. Fan, K. Chen, N. Tamura, M. Kunz, V. Eyert and J. Wu, *Phys. Rev. B* **82**, 241101(R) (2010)
- [3]Z. Yang, C. Ko, V. Balakrishnan, G. Gopalakrishnan and S. Ramanathan, *Phys. Rev. B* **82**, 205101 (2010)